

74LVC1G80

Single D-type flip-flop; positive-edge trigger

Rev. 08 — 29 August 2007

Product data sheet

1. General description

The 74LVC1G80 provides a single positive-edge triggered D-type flip-flop.

Information on the data input is transferred to the \bar{Q} output on the LOW-to-HIGH transition of the clock pulse. The input pin D must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

2. Features

- Wide supply voltage range from 1.65 V to 5.5 V
- High noise immunity
- Complies with JEDEC standard:
 - ◆ JESD8-7 (1.65 V to 1.95 V)
 - ◆ JESD8-5 (2.3 V to 2.7 V)
 - ◆ JESD8B/JESD36 (2.7 V to 3.6 V)
- ± 24 mA output drive ($V_{CC} = 3.0$ V)
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- Multiple package options
- ESD protection:
 - ◆ HBM JESD22-A114E exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V
- Specified from -40 °C to $+125$ °C

3. Ordering information

Table 1. Ordering information

| Type number | Package | | | |
|-------------|-------------------|--------|---------------------------------------------------------------------------------------------|----------|
| | Temperature range | Name | Description | Version |
| 74LVC1G80GW | -40 °C to +125 °C | TSSOP5 | plastic thin shrink small outline package; 5 leads; body width 1.25 mm | SOT353-1 |
| 74LVC1G80GV | -40 °C to +125 °C | SC-74A | plastic surface-mounted package; 5 leads | SOT753 |
| 74LVC1G80GM | -40 °C to +125 °C | XSON6 | plastic extremely thin small outline package; no leads; 6 terminals; body 1 × 1.45 × 0.5 mm | SOT886 |
| 74LVC1G80GF | -40 °C to +125 °C | XSON6 | plastic extremely thin small outline package; no leads; 6 terminals; body 1 × 1 × 0.5 mm | SOT891 |

4. Marking

Table 2. Marking codes

| Type number | Marking |
|-------------|---------|
| 74LVC1G80GW | VT |
| 74LVC1G80GV | V80 |
| 74LVC1G80GM | VT |
| 74LVC1G80GF | VT |

5. Functional diagram




Fig 1. Logic symbol





Fig 2. IEC logic symbol



ma651

Fig 3. Logic diagram

6. Pinning information

6.1 Pinning




Fig 4. Pin configuration SOT353-1 and SOT753




Fig 5. Pin configuration SOT886




Fig 6. Pin configuration SOT891

6.2 Pin description

Table 3. Pin description

| Symbol | Pin | | Description |
|-----------------|-----------------|---------------|------------------|
| | SOT353-1/SOT753 | SOT886/SOT891 | |
| D | 1 | 1 | data input |
| CP | 2 | 2 | data pulse input |
| GND | 3 | 3 | ground (0 V) |
| \bar{Q} | 4 | 4 | data output |
| n.c. | - | 5 | not connected |
| V _{CC} | 5 | 6 | supply voltage |

7. Functional description

Table 4. Function table^[1]

| Input | | Output |
|-------|---|-----------|
| CP | D | \bar{Q} |
| ↑ | L | H |
| ↑ | H | L |
| L | X | \bar{q} |

- [1] H = HIGH voltage level;
 L = LOW voltage level.
 ↑ = LOW-to-HIGH CP transition;
 X = don't care;
 \bar{q} = lower case letter indicates the state of referenced input, one set-up time prior to the LOW-to-HIGH CP transition.

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-----------|-------------------------|-------------------------------|-------------|----------------|------|
| V_{CC} | supply voltage | | -0.5 | +6.5 | V |
| I_{IK} | input clamping current | $V_I < 0$ V | -50 | - | mA |
| V_I | input voltage | | [1] -0.5 | +6.5 | V |
| I_{OK} | output clamping current | $V_O > V_{CC}$ or $V_O < 0$ V | - | ±50 | mA |
| V_O | output voltage | Active mode | [1][2] -0.5 | $V_{CC} + 0.5$ | V |
| | | Power-down mode | [1][2] -0.5 | +6.5 | V |
| I_O | output current | $V_O = 0$ V to V_{CC} | - | ±50 | mA |
| I_{CC} | supply current | | - | 100 | mA |
| I_{GND} | ground current | | -100 | - | mA |
| P_{tot} | total power dissipation | $T_{amb} = -40$ °C to +125 °C | [3] - | 250 | mW |
| T_{stg} | storage temperature | | -65 | +150 | °C |

- [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 [2] When $V_{CC} = 0$ V (Power-down mode), the output voltage can be 5.5 V in normal operation.
 [3] For TSSOP5 and SC-74A packages: above 87.5 °C the value of P_{tot} derates linearly with 4.0 mW/K.
 For XSON6 packages: above 45 °C the value of P_{tot} derates linearly with 2.4 mW/K.

9. Recommended operating conditions

Table 6. Recommended operating conditions

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---------------------|-------------------------------------|---------------------------------|------|-----|----------|------|
| V_{CC} | supply voltage | | 1.65 | - | 5.5 | V |
| V_I | input voltage | | 0 | - | 5.5 | V |
| V_O | output voltage | Active mode | 0 | - | V_{CC} | V |
| | | $V_{CC} = 0$ V; Power-down mode | 0 | - | 5.5 | V |
| T_{amb} | ambient temperature | | -40 | - | +125 | °C |
| $\Delta t/\Delta V$ | input transition rise and fall rate | $V_{CC} = 1.65$ V to 2.7 V | - | - | 20 | ns/V |
| | | $V_{CC} = 2.7$ V to 5.5 V | - | - | 10 | ns/V |

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Typ ^[1] | Max | Unit |
|-------------------------------------------------------------|---------------------------|--------------------------------------------------|----------------------|--------------------|----------------------|---------|
| $T_{amb} = -40$ °C to $+85$ °C | | | | | | |
| V_{IH} | HIGH-level input voltage | $V_{CC} = 1.65$ V to 1.95 V | $0.65 \times V_{CC}$ | - | - | V |
| | | $V_{CC} = 2.3$ V to 2.7 V | 1.7 | - | - | V |
| | | $V_{CC} = 2.7$ V to 3.6 V | 2.0 | - | - | V |
| | | $V_{CC} = 4.5$ V to 5.5 V | $0.7 \times V_{CC}$ | - | - | V |
| V_{IL} | LOW-level input voltage | $V_{CC} = 1.65$ V to 1.95 V | - | - | $0.35 \times V_{CC}$ | V |
| | | $V_{CC} = 2.3$ V to 2.7 V | - | - | 0.7 | V |
| | | $V_{CC} = 2.7$ V to 3.6 V | - | - | 0.8 | V |
| | | $V_{CC} = 4.5$ V to 5.5 V | - | - | $0.3 \times V_{CC}$ | V |
| V_{OH} | HIGH-level output voltage | $V_I = V_{IH}$ or V_{IL} | | | | |
| | | $I_O = -100$ μ A; $V_{CC} = 1.65$ V to 5.5 V | $V_{CC} - 0.1$ | - | - | V |
| | | $I_O = -4$ mA; $V_{CC} = 1.65$ V | 1.2 | - | - | V |
| | | $I_O = -8$ mA; $V_{CC} = 2.3$ V | 1.9 | - | - | V |
| | | $I_O = -12$ mA; $V_{CC} = 2.7$ V | 2.2 | - | - | V |
| | | $I_O = -24$ mA; $V_{CC} = 3.0$ V | 2.3 | - | - | V |
| V_{OL} | LOW-level output voltage | $V_I = V_{IH}$ or V_{IL} | | | | |
| | | $I_O = 100$ μ A; $V_{CC} = 1.65$ V to 5.5 V | - | - | 0.1 | V |
| | | $I_O = 4$ mA; $V_{CC} = 1.65$ V | - | - | 0.45 | V |
| | | $I_O = 8$ mA; $V_{CC} = 2.3$ V | - | - | 0.3 | V |
| | | $I_O = 12$ mA; $V_{CC} = 2.7$ V | - | - | 0.4 | V |
| | | $I_O = 24$ mA; $V_{CC} = 3.0$ V | - | - | 0.55 | V |
| I_I | input leakage current | $V_I = 5.5$ V or GND; $V_{CC} = 0$ V to 5.5 V | - | ± 0.1 | ± 5 | μ A |
| | | $V_{CC} = 0$ V; V_I or $V_O = 5.5$ V | - | ± 0.1 | ± 10 | μ A |

Table 7. Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Typ ^[1] | Max | Unit |
|----------------------------------------------------------------------------------------------------|---------------------------|------------------------------------------------------------------------------------------------------------|----------------------|--------------------|----------------------|---------------|
| I_{CC} | supply current | $V_I = 5.5\text{ V}$ or GND; $V_{CC} = 1.65\text{ V}$ to 5.5 V ; $I_O = 0\text{ A}$ | - | 0.1 | 10 | μA |
| ΔI_{CC} | additional supply current | per pin; $V_{CC} = 2.3\text{ V}$ to 5.5 V ; $V_I = V_{CC} - 0.6\text{ V}$; $I_O = 0\text{ A}$ | - | 5 | 500 | μA |
| C_I | input capacitance | $V_{CC} = 3.3\text{ V}$; $V_I = \text{GND}$ to V_{CC} | - | 5 | - | pF |
| $T_{amb} = -40\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$ | | | | | | |
| V_{IH} | HIGH-level input voltage | $V_{CC} = 1.65\text{ V}$ to 1.95 V | $0.65 \times V_{CC}$ | - | - | V |
| | | $V_{CC} = 2.3\text{ V}$ to 2.7 V | 1.7 | - | - | V |
| | | $V_{CC} = 2.7\text{ V}$ to 3.6 V | 2.0 | - | - | V |
| | | $V_{CC} = 4.5\text{ V}$ to 5.5 V | $0.7 \times V_{CC}$ | - | - | V |
| V_{IL} | LOW-level input voltage | $V_{CC} = 1.65\text{ V}$ to 1.95 V | - | - | $0.35 \times V_{CC}$ | V |
| | | $V_{CC} = 2.3\text{ V}$ to 2.7 V | - | - | 0.7 | V |
| | | $V_{CC} = 2.7\text{ V}$ to 3.6 V | - | - | 0.8 | V |
| | | $V_{CC} = 4.5\text{ V}$ to 5.5 V | - | - | $0.3 \times V_{CC}$ | V |
| V_{OH} | HIGH-level output voltage | $V_I = V_{IH}$ or V_{IL} | | | | |
| | | $I_O = -100\text{ }\mu\text{A}$; $V_{CC} = 1.65\text{ V}$ to 5.5 V | $V_{CC} - 0.1$ | - | - | V |
| | | $I_O = -4\text{ mA}$; $V_{CC} = 1.65\text{ V}$ | 0.95 | - | - | V |
| | | $I_O = -8\text{ mA}$; $V_{CC} = 2.3\text{ V}$ | 1.7 | - | - | V |
| | | $I_O = -12\text{ mA}$; $V_{CC} = 2.7\text{ V}$ | 1.9 | - | - | V |
| | | $I_O = -24\text{ mA}$; $V_{CC} = 3.0\text{ V}$ | 2.0 | - | - | V |
| V_{OL} | LOW-level output voltage | $V_I = V_{IH}$ or V_{IL} | | | | |
| | | $I_O = 100\text{ }\mu\text{A}$; $V_{CC} = 1.65\text{ V}$ to 5.5 V | - | - | 0.1 | V |
| | | $I_O = 4\text{ mA}$; $V_{CC} = 1.65\text{ V}$ | - | - | 0.70 | V |
| | | $I_O = 8\text{ mA}$; $V_{CC} = 2.3\text{ V}$ | - | - | 0.45 | V |
| | | $I_O = 12\text{ mA}$; $V_{CC} = 2.7\text{ V}$ | - | - | 0.60 | V |
| | | $I_O = 24\text{ mA}$; $V_{CC} = 3.0\text{ V}$ | - | - | 0.80 | V |
| I_I | input leakage current | $V_I = 5.5\text{ V}$ or GND; $V_{CC} = 0\text{ V}$ to 5.5 V | - | - | ± 100 | μA |
| | | $V_{CC} = 0\text{ V}$; V_I or $V_O = 5.5\text{ V}$ | - | - | ± 200 | μA |
| | | $V_I = 5.5\text{ V}$ or GND; $V_{CC} = 1.65\text{ V}$ to 5.5 V ; $I_O = 0\text{ A}$ | - | - | 200 | μA |
| | | $V_I = 5.5\text{ V}$ or GND; $V_{CC} = 1.65\text{ V}$ to 5.5 V ; $I_O = 0\text{ A}$ | - | - | 200 | μA |
| | | $V_I = 5.5\text{ V}$ or GND; $V_{CC} = 1.65\text{ V}$ to 5.5 V ; $I_O = 0\text{ A}$ | - | - | 200 | μA |
| | | $V_I = 5.5\text{ V}$ or GND; $V_{CC} = 1.65\text{ V}$ to 5.5 V ; $I_O = 0\text{ A}$ | - | - | 200 | μA |
| ΔI_{CC} | additional supply current | per pin; $V_{CC} = 2.3\text{ V}$ to 5.5 V ; $V_I = V_{CC} - 0.6\text{ V}$; $I_O = 0\text{ A}$ | - | - | 5000 | μA |

[1] All typical values are measured at $V_{CC} = 3.3\text{ V}$ and $T_{amb} = 25\text{ }^\circ\text{C}$.

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see [Figure 9](#).

| Symbol | Parameter | Conditions | -40 °C to +85 °C | | | -40 °C to +125 °C | | Unit |
|------------------|-------------------------------|----------------------------------------------------------------------------------|------------------|--------------------|-----|-------------------|------|------|
| | | | Min | Typ ^[1] | Max | Min | Max | |
| t _{pd} | propagation delay | CP to \bar{Q} ; see Figure 7 ^[2] | | | | | | |
| | | V _{CC} = 1.65 V to 1.95 V | 1.0 | 3.4 | 9.9 | 1.0 | 13.0 | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 0.5 | 2.3 | 7.0 | 0.5 | 9.0 | ns |
| | | V _{CC} = 2.7 V | 0.5 | 2.5 | 6.0 | 0.5 | 8.0 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 0.9 | 2.4 | 5.0 | 0.9 | 6.5 | ns |
| | | V _{CC} = 4.5 V to 5.5 V | 0.5 | 1.8 | 4.5 | 0.5 | 6.0 | ns |
| t _{su} | set-up time | HIGH or LOW; D to CP; see Figure 8 ^[3] | | | | | | |
| | | V _{CC} = 1.65 V to 1.95 V | 2.3 | 0.8 | - | 2.3 | - | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 1.5 | 0.6 | - | 1.5 | - | ns |
| | | V _{CC} = 2.7 V | 1.5 | 0.5 | - | 1.5 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.3 | 0.4 | - | 1.3 | - | ns |
| | | V _{CC} = 4.5 V to 5.5 V | 1.1 | 0.5 | - | 1.1 | - | ns |
| t _h | hold time | D to CP; see Figure 8 | | | | | | |
| | | V _{CC} = 1.65 V to 1.95 V | 0 | -0.6 | - | 0 | - | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 0 | -0.4 | - | 0 | - | ns |
| | | V _{CC} = 2.7 V | +0.5 | -0.2 | - | 0.5 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 0.9 | 0.2 | - | 0.9 | - | ns |
| | | V _{CC} = 4.5 V to 5.5 V | +0.5 | -0.1 | - | 0.5 | - | ns |
| t _w | pulse width | CP HIGH or LOW; see Figure 8 | | | | | | |
| | | V _{CC} = 1.65 V to 1.95 V | 3.0 | 1.1 | - | 3.0 | - | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 2.5 | 0.7 | - | 2.5 | - | ns |
| | | V _{CC} = 2.7 V | 2.5 | 0.6 | - | 2.5 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 2.5 | 0.6 | - | 2.5 | - | ns |
| | | V _{CC} = 4.5 V to 5.5 V | 2.0 | 0.5 | - | 2.0 | - | ns |
| f _{max} | maximum frequency | CP; see Figure 8 | | | | | | |
| | | V _{CC} = 1.65 V to 1.95 V | 160 | 300 | - | 160 | - | MHz |
| | | V _{CC} = 2.3 V to 2.7 V | 160 | 350 | - | 160 | - | MHz |
| | | V _{CC} = 2.7 V | 160 | 350 | - | 160 | - | MHz |
| | | V _{CC} = 3.0 V to 3.6 V | 160 | 350 | - | 160 | - | MHz |
| | | V _{CC} = 4.5 V to 5.5 V | 200 | 400 | - | 200 | - | MHz |
| C _{PD} | power dissipation capacitance | V _I = GND to V _{CC} ; V _{CC} = 3.3 V ^[4] | - | 17 | - | - | - | pF |

[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.


[2] t_{pd} is the same as t_{PLH} and t_{PHL}.

[3] t_{su} is the same as t_{su(H)} and t_{su(L)}.

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).


$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz;
 f_o = output frequency in MHz;
 C_L = output load capacitance in pF;
 V_{CC} = supply voltage in V;
 N = number of inputs switching;
 $\sum(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

12. Waveforms



Measurement points are given in [Table 9](#).
 V_{OL} and V_{OH} are typical output voltage levels that occur with the output.

Fig 7. Clock (CP) to output (\bar{Q}) propagation delay times




Measurement points are given in [Table 9](#).
 V_{OL} and V_{OH} are typical output voltage levels that occur with the output.
 The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig 8. Clock (CP) to output (\bar{Q}) propagation delay times, clock pulse width, D to set-up times, the CP to D hold times and maximum clock pulse frequency

Table 9. Measurement points

| Supply voltage | Input | Output |
|------------------|---------------------|---------------------|
| V_{CC} | V_M | V_M |
| 1.65 V to 1.95 V | $0.5 \times V_{CC}$ | $0.5 \times V_{CC}$ |
| 2.3 V to 2.7 V | $0.5 \times V_{CC}$ | $0.5 \times V_{CC}$ |
| 2.7 V | 1.5 V | 1.5 V |
| 3.0 V to 3.6 V | 1.5 V | 1.5 V |
| 4.5 V to 5.5 V | $0.5 \times V_{CC}$ | $0.5 \times V_{CC}$ |



Test data is given in [Table 10](#).

Definitions for test circuit:

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

R_T = Termination resistance should be equal to the output impedance Z_o of the pulse generator.

V_{EXT} = External voltage for measuring switching times.

Fig 9. Load circuitry for switching times

Table 10. Test data

| Supply voltage | Input | Load | | | V_{EXT} |
|------------------|----------|---------------|-------|--------------|--------------------|
| V_{CC} | V_I | $t_r = t_f$ | C_L | R_L | t_{PLH}, t_{PHL} |
| 1.65 V to 1.95 V | V_{CC} | ≤ 2.0 ns | 30 pF | 1 k Ω | open |
| 2.3 V to 2.7 V | V_{CC} | ≤ 2.0 ns | 30 pF | 500 Ω | open |
| 2.7 V | 2.7 V | ≤ 2.5 ns | 50 pF | 500 Ω | open |
| 3.0 V to 3.6 V | 2.7 V | ≤ 2.5 ns | 50 pF | 500 Ω | open |
| 4.5 V to 5.5 V | V_{CC} | ≤ 2.5 ns | 50 pF | 500 Ω | open |

13. Package outline

TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm

SOT353-1



Fig 10. Package outline SOT353-1 (TSSOP5)

Plastic surface-mounted package; 5 leads

SOT753



Fig 11. Package outline SOT753 (SC-74A)

XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1.45 x 0.5 mm

SOT886



Fig 12. Package outline SOT886 (XSON6)

XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1 x 0.5 mm

SOT891




Fig 13. Package outline SOT891 (XSON6)

14. Abbreviations

Table 11. Abbreviations

| Acronym | Description |
|---------|-----------------------------------------|
| CMOS | Complementary Metal Oxide Semiconductor |
| DUT | Device Under Test |
| ESD | ElectroStatic Discharge |
| HBM | Human Body Model |
| MM | Machine Model |
| TTL | Transistor-Transistor Logic |

15. Revision history

Table 12. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
|----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|---------------|-------------|
| 74LVC1G80_8 | 20070829 | Product data sheet | - | 74LVC1G80_7 |
| Modifications: | <ul style="list-style-type: none"> In Section 10 "Static characteristics", changed conditions for input leakage and supply current. Figure 13 "Package outline SOT891 (XSON6)" updated. | | | |
| 74LVC1G80_7 | 20061012 | Product data sheet | - | 74LVC1G80_6 |
| 74LVC1G80_6 | 20040910 | Product specification | - | 74LVC1G80_5 |
| 74LVC1G80_5 | 20040629 | Product specification | - | 74LVC1G80_4 |
| 74LVC1G80_4 | 20040429 | Product specification | - | 74LVC1G80_3 |
| 74LVC1G80_3 | 20030526 | Product specification | - | 74LVC1G80_2 |
| 74LVC1G80_2 | 20030130 | Product specification | - | 74LVC1G80_1 |
| 74LVC1G80_1 | 20010404 | Product specification | - | - |

16. Legal information

16.1 Data sheet status

| Document status ^{[1][2]} | Product status ^[3] | Definition |
|-----------------------------------|-------------------------------|---------------------------------------------------------------------------------------|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, send an email to: salesaddresses@nxp.com

18. Contents

1 **General description** 1

2 **Features** 1

3 **Ordering information** 2

4 **Marking** 2

5 **Functional diagram** 2

6 **Pinning information** 3

6.1 Pinning 3

6.2 Pin description 3

7 **Functional description** 4

8 **Limiting values** 4

9 **Recommended operating conditions** 5

10 **Static characteristics** 5

11 **Dynamic characteristics** 7

12 **Waveforms** 8

13 **Package outline** 10

14 **Abbreviations** 14

15 **Revision history** 14

16 **Legal information** 15

16.1 Data sheet status 15

16.2 Definitions 15

16.3 Disclaimers 15

16.4 Trademarks 15

17 **Contact information** 15

18 **Contents** 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2007.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 29 August 2007

Document identifier: 74LVC1G80_8